進階邏輯設計

101學年第1學期 選修課 3 學分
授課大綱
30
名額
13
已選
17
餘額
上課時間
四/6,7,8[C215]
授課教師
Office Hour:Mon:08:00-09:00 Wed:10:00-11:00 Thu:13:30-14:00 Fri:17:20-18:10 at ST418.
修課班級
資工系3 · 年級以上
課程資訊
計算機硬體暨嵌入式系統學分學程
選課分析

Homework 30
Midterm exam 35
Final exam 35

This course is an extension of Digital Systems. Both the traditional and the modern methods of applying digital design and development techniques will be introduced.

1. Understanding Verilog HDL. 2. Able to analyze and design complex digital systems.

1. Digital Design An Embedded Systems Approach Using Verilog, Peter Ashenden, 2008 (Morgan Kaufmann)
2. Digital Systems Principles and Applications 10th ed., Tocci, 2007 (Pearson)
3. Fundamentals of Digital Logic with Verilog Design, 2nd ed., S. Brown and Z. Vranesic, 2008 (Mc Graw Hill)

查詢過去本課程開課紀錄: 進階邏輯設計 歷史開課紀錄